

# Ge/Si nanowire heterostructures as high-performance field-effect transistors


Jie Xiang<sup>1\*</sup>, Wei Lu<sup>1\*</sup>, Yongjie Hu<sup>1</sup>, Yue Wu<sup>1</sup>, Hao Yan<sup>1</sup> & Charles M. Lieber<sup>1,2</sup>

Semiconducting carbon nanotubes<sup>1,2</sup> and nanowires<sup>3</sup> are potential alternatives to planar metal-oxide-semiconductor field-effect transistors (MOSFETs)<sup>4</sup> owing, for example, to their unique electronic structure and reduced carrier scattering caused by one-dimensional quantum confinement effects<sup>1,5</sup>. Studies have demonstrated long carrier mean free paths at room temperature in both carbon nanotubes<sup>1,6</sup> and Ge/Si core/shell nanowires<sup>7</sup>. In the case of carbon nanotube FETs, devices have been fabricated that work close to the ballistic limit<sup>8</sup>. Applications of high-performance carbon nanotube FETs have been hindered, however, by difficulties in producing uniform semiconducting nanotubes, a factor not limiting nanowires, which have been prepared with reproducible electronic properties in high yield as required for large-scale integrated systems<sup>3,9,10</sup>. Yet whether nanowire field-effect transistors (NWFETs) can indeed outperform their planar counterparts is still unclear<sup>4</sup>. Here we report studies on Ge/Si core/shell nanowire heterostructures configured as FETs using high- $\kappa$  dielectrics in a top-gate geometry. The clean one-dimensional hole-gas in the Ge/Si nanowire heterostructures<sup>7</sup> and enhanced gate coupling with high- $\kappa$  dielectrics give high-performance FETs values of the scaled transconductance ( $3.3 \text{ mS } \mu\text{m}^{-1}$ ) and on-current ( $2.1 \text{ mA } \mu\text{m}^{-1}$ ) that are three to four times greater than state-of-the-art MOSFETs and are the highest obtained on NWFETs. Furthermore, comparison of the intrinsic switching delay,  $\tau = CV/I$ , which represents a key metric for device applications<sup>4,11</sup>, shows that the performance of Ge/Si NWFETs is comparable to similar length carbon nanotube FETs and substantially exceeds the length-dependent scaling of planar silicon MOSFETs.

Silicon<sup>9,10,12</sup> and germanium<sup>13,14</sup> nanowires have been the focus of recent studies of one-dimensional (1D) FETs. However, metal contacts to single-component nanowires generally produce Schottky barriers that limit device performance<sup>15</sup>, and moreover, scattering from charged dopants can also reduce the intrinsic mobility of these nanowire devices<sup>15</sup>. In contrast, we have recently demonstrated transparent contacts and low-bias ballistic transport<sup>7</sup> in undoped Ge/Si core/shell nanowire heterostructures (Fig. 1a, b), with an estimated scattering mean free path of  $\sim 500 \text{ nm}$ . The 1D sub-band spacing in the typical 15-nm core Ge/Si nanowires determined through both experimental measurements and theoretical calculations<sup>7</sup> is  $\sim 25 \text{ meV}$ , and thus at room temperature several sub-bands may participate in NWFET transport. While the Ge/Si nanowire devices will not be strictly 1D, the limited number of conduction channels and clean material structure can benefit performance through, for example, a reduction in scattering. To explore the potential of Ge/Si nanowire heterostructures as high-performance FETs we have fabricated (see Methods) devices using thin  $\text{HfO}_2$  or  $\text{ZrO}_2$  high- $\kappa$  gate dielectrics and metal top gate electrodes (Fig. 1c, d). Cross-sectional transmission electron microscopy (TEM) images (Fig. 1e) show that both the

high- $\kappa$  and metal top gate conform to the approximately circular cross-section of the nanowire, and also verify the Ge/Si core/shell structure. The conformal top gate structure approaches an ideal cylindrical gate geometry, and together with the high- $\kappa$  dielectrics produces a much more efficient gate response than previous studies using lower- $\kappa$   $\text{SiO}_2$  dielectric and planar back gates<sup>9,12,16</sup>.

Typical output and transfer characteristics recorded from a Ge/Si device fabricated in this way with a channel length,  $L = 1 \mu\text{m}$  and a total diameter of 18 nm (device A) are shown in Fig. 2a, b. The family of  $I_d$ - $V_{ds}$  curves (Fig. 2a) show that the drain current  $I_d$  first increases then saturates with increasingly negative drain voltage, similar to a conventional long channel MOSFET<sup>11</sup>. These data also show that  $I_d$  increases as the gate voltage  $V_g$  decreases from 1 to  $-2 \text{ V}$ , and thus that the device is a  $p$ -type depletion-mode FET. This  $p$ -type FET behaviour is expected from the band diagram in Fig. 1b, where the Fermi level lies below the Ge valence band edge in the absence of a gate. The  $I_d$ - $V_g$  transfer curve recorded for the drain bias voltage



**Figure 1 | Ge/Si core/shell NWFET.** **a**, Schematic of a Ge/Si core/shell nanowire. **b**, Cross-sectional diagram showing the formation of hole-gas in the Ge quantum well confined by the epitaxial Si shell, where CB is the conduction band and VB is the valence band. The dashed line indicates the Fermi level,  $E_F$ . The valence band offset of  $\sim 500 \text{ meV}$  between Ge and Si serves as a confinement potential to the hole-gas as discussed previously<sup>7</sup>. **c**, Schematic of the NWFET device with high- $\kappa$  dielectric layer and Au top gate. **d**, Top-view SEM image of a typical device. The Au top gate overlaps with the Ni source/drain electrodes to ensure full coverage of the channel. Scale bar, 500 nm. **e**, Cross-sectional TEM image of a device prepared using 7 nm  $\text{ZrO}_2$  dielectric. Dotted lines are guides to the eye showing boundaries between different materials denoted in the image. The nanowire is tilted off the imaging axis. Scale bar, 10 nm.

<sup>1</sup>Department of Chemistry and Chemical Biology, <sup>2</sup>Division of Engineering and Applied Sciences, Harvard University, Cambridge, Massachusetts 02138, USA.

\*These authors contributed equally to this work.

$V_{ds} = -1$  V (Fig. 2b) demonstrates that the NWFET has a peak transconductance,  $g_m = dI_d/dV_g$ , of  $26 \mu\text{S}$ . In addition, the device exhibits a maximum drain current  $I_{d(\text{max})}$  of  $35 \mu\text{A}$  at  $V_g = -2$  V. We note these values of  $g_m$  and  $I_{d(\text{max})}$  substantially exceed the


best performance reported to date in single semiconductor NWFETs<sup>12,14</sup>.

The on current  $I_{on}$  for a FET device is usually determined at  $V_g = V_{ds} = V_{dd}$ , where  $V_{dd}$  is the power supply voltage and equals 1 V in our case. Following conventions in planar devices, we define on and off currents as the values measured at  $V_{g(\text{on})} = V_T - 0.7V_{dd}$  and  $V_{g(\text{off})} = V_T + 0.3V_{dd}$ , so that 30% of the  $V_g$  swing above the threshold voltage  $V_T$  is applied to turn the device off, while the remaining 70% sets the operation range of the on state (Fig. 2b). Similar methods have been proposed in benchmarking carbon nanotube FET devices<sup>4,17</sup>. From Fig. 2b, we obtain  $I_{on} = 14 \mu\text{A}$  for this  $1\text{-}\mu\text{m}$ -long device. Significantly, the scaled values of  $g_m$  and  $I_{on}$ ,  $1.4 \text{ mS } \mu\text{m}^{-1}$  and  $0.78 \text{ mA } \mu\text{m}^{-1}$ , using the total nanowire diameter as the device width, already exceeds the values of  $0.8 \text{ mS } \mu\text{m}^{-1}$  and  $0.71 \text{ mA } \mu\text{m}^{-1}$  recently reported in much shorter, sub-100-nm silicon *p*-MOSFETs employing high- $\kappa$  dielectrics<sup>18</sup>.

In addition, we have prepared and studied a large number of Ge/Si NWFET devices with  $L$  varying from  $1 \mu\text{m}$  to  $190 \text{ nm}$ ; essentially all of these devices exhibited high-performance behaviour and testify to the reproducibility of both the Ge/Si nanowires and contacts to this material. Representative data obtained from a  $L = 190 \text{ nm}$  device (device B), which should exhibit larger  $g_m$  and  $I_d$  values owing to reduced channel resistance, are shown in Fig. 2c. These data yield  $g_m = 60 \mu\text{S}$ ,  $I_{on} = 37 \mu\text{A}$  ( $V_{dd} = 1$  V), and  $I_{d(\text{max})} = 91 \mu\text{A}$ , and correspond to scaled values of  $g_m$  and  $I_{on}$  of  $3.3 \text{ mS } \mu\text{m}^{-1}$  and  $2.1 \text{ mA } \mu\text{m}^{-1}$ , respectively. Notably, these values are more than twice that achieved in the longer channel device and are 3–4 times greater than state-of-the-art Si *p*-MOSFETs<sup>18</sup>. The geometric gate capacitance per unit area in our NWFETs,  $44 \text{ fF } \mu\text{m}^{-2}$  (Methods), is only 29% larger than the  $34 \text{ fF } \mu\text{m}^{-2}$  in these Si *p*-MOSFETs<sup>18</sup>. Therefore the large gain in  $g_m$  and  $I_{on}$  cannot be accounted for by an increase in gate capacitance alone. Moreover, the hole mobility for this Ge/Si NWFET,  $730 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , extracted at the linear region ( $|V_{ds}| = 10 \text{ mV}$ ) from the peak  $g_m = 3 \mu\text{S}$  at  $|V_g - V_T| = 0.13 \text{ V}$  using the charge control model, represents an improvement of more than a factor of ten over that of the Si *p*-MOSFET with  $\text{HfO}_2$  gate dielectric ( $50\text{--}60 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ )<sup>18</sup>, and also is more than twice the reported low-field mobility of Ge and strained SiGe heterostructure PMOS devices<sup>19,20</sup>. Improved mobility is observed for NWFETs with channel lengths from  $0.19$  to  $1 \mu\text{m}$  (Supplementary Fig. S1), with an average of  $640 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . These improvements over planar device structures thus verify the performance benefit due to the quasi-1D transport in clean Ge/Si heterostructure nanowires.

The subthreshold region of the  $I_d$ - $V_g$  data was also analysed and yields values of the slope,  $S = -[d(\log_{10} I_d)/dV_g]^{-1}$ , of 105 and  $100 \text{ mV}$  per decade for the  $L = 1 \mu\text{m}$  and  $190 \text{ nm}$  NWFETs, respectively, for  $V_{ds} = -1$  V (Fig. 2b, c). Similar values of  $S$  were obtained from  $I_d$ - $V_g$  data recorded on both devices using  $V_{ds}$  from  $-0.01$  to  $-1$  V, which indicate the absence of significant short-channel effects<sup>11</sup> for devices down to at least  $L = 190 \text{ nm}$  and excellent  $V_g$  control of the channel potential over the competing effect of drain-induced barrier lowering at larger biases<sup>11</sup>.


In general, an FET with a small  $S$  is essential for modern logic circuits as it reduces the off state current and minimizes static power dissipation. The value of  $S$  can be estimated<sup>11</sup> by  $2.3k_B T/e\alpha$ , where  $T$  is temperature and  $\alpha$  is the gate-coupling factor, which yields a room temperature minimum ( $\alpha = 1$ ) of  $60 \text{ mV}$  per decade. The values of  $S$  determined for the  $L = 1 \mu\text{m}$  and  $190 \text{ nm}$  Ge/Si NWFETs are superior to the best value ( $140 \text{ mV}$  per decade) reported previously<sup>9</sup> for NWFETs but still larger than the theoretical minimum. The non-ideal gate coupling ( $\alpha < 1$ ), which yields this larger  $S$  value, is probably due to a finite trap state density at the nanowire/high- $\kappa$  interface<sup>21</sup>. Optimization of the high- $\kappa$  deposition process during fabrication or growth of a cylindrical high- $\kappa$  shell on the Ge/Si nanowire before fabrication should yield improved interface quality and enable us to approach ideal subthreshold behaviour in the future in these NWFETs.



**Figure 2 | Characteristics of high-performance Ge/Si NWFET.** **a**,  $I_d$ - $V_{ds}$  data for device A ( $L = 1 \mu\text{m}$ ,  $4 \text{ nm}$   $\text{HfO}_2$  dielectric) with  $V_g = -2$  to  $2$  V in  $0.25 \text{ V}$  steps from top to bottom. **b**,  $I_d$ - $V_g$  for device A with blue, red, and green data points corresponding to  $V_{ds}$  values of  $-1$ ,  $-0.5$  and  $-0.01$  V, respectively. The leakage current through the gate electrode ( $I_g$ ) is  $< 10^{-10} \text{ A}$ , which excludes  $I_g$  as source of increase in  $I_d$  at  $V_g > \sim 0.5$  V. Inset, linear scale plot of  $I_d$  versus  $V_g$  measured at  $V_{ds} = -1$  V. The blue-shaded area defines the  $1 \text{ V}$  gate voltage window described in the text, where  $V_T$  was determined from the intercept of the tangent of maximum slope (linear transconductance) region of the  $I_d$ - $V_g$  curve<sup>11</sup>. **c**,  $I_d$ - $V_g$  data for device B ( $L = 190 \text{ nm}$ ,  $4 \text{ nm}$   $\text{HfO}_2$  dielectric) with blue, red and green data points corresponding to  $V_{ds}$  values of  $-1$ ,  $-0.1$  and  $-0.01$  V, respectively. Inset, linear scale plot of  $I_d$  versus  $V_g$  measured at  $V_{ds} = -1$  V.

An important benchmark of transistor performance is the intrinsic delay,  $\tau = CV/I$ , where  $C$  is the gate capacitance,  $V = V_{dd}$ , and  $I$  is on current  $I_{on}$ . As defined,  $\tau$  represents the fundamental  $RC$  (where  $R$  is the device resistance and  $C$  is the capacitance) delay of the device and provides a frequency limit for transistor operation that is relatively insensitive to gate dielectrics and device width, and thus represents a good parameter for comparing different types of devices<sup>11</sup>. The calculated intrinsic delays are 57 and 4 ps for devices A and B in Fig. 2, respectively, where  $C$  was determined by numerical simulation (Methods). A summary of the results from seven Ge/Si NWFETs versus  $L$  and the corresponding scaling for Si MOSFETs (Fig. 3a) highlights several key points. First, the data show clear speed advantage at a given  $L$  for the Ge/Si NWFETs versus Si  $p$ -MOSFETs. For example, the intrinsic delay for a 190 nm Si planar device is larger than 10 ps, about three times longer than our device B. Second, the delay time for the 190 nm Ge/Si device is about the same as that of similar-length CNTFET devices<sup>4</sup>. Last, length scaling of  $\tau$  is more favourable for our Ge/Si NWFETs than Si MOSFETs (that is, slope of  $\sim 1.5$  versus  $\sim 1.1$ ). We attribute this important difference to a suppression of scattering in the quasi-1D quantum confined Ge/Si nanowires versus MOSFETs<sup>22</sup>, although additional studies will be needed to support this idea.


To capture the off state leakage current property, we used a method described by ref. 17 and studied the  $CV/I_{on}$  versus  $I_{on}/I_{off}$  ratio. Here we assume full control of the threshold voltage, allowing a window of  $V_{g(on)} - V_{g(off)} = V_{dd} = 1$  V to move along the  $V_g$  axis and define a pair of  $I_{on}$  and  $I_{off}$  value from the  $I_d - V_g$  data plot. The  $CV/I_{on}$  versus  $I_{on}/I_{off}$  data for devices A and B (Fig. 3b) shows the trade-off between high speed and small leakage. The smallest  $\tau$  is observed at the largest  $I_{on}$ , although this corresponds to a minimum on/off ratio. As the on/off ratio increases  $\tau$  also increases<sup>4</sup>, until the on/off ratio reaches a maximum limited by ambipolar conduction (see below). The arrows correspond to the intrinsic delay values obtained from the 70–30% criteria used to define  $I_{on}$  in the benchmark plot in Fig. 3a, and show that the  $I_{on}/I_{off}$  ratios for the A and B devices are 100 and 580, respectively. On/off ratios for the rest of the devices in Fig. 3a all lie within this range. The on/off ratio is expected to reach  $10^4$ – $10^5$  as the subthreshold slope is improved to the ideal value of 60 mV per decade. Studies of strained SiGe planar devices show that subthreshold slopes of 66–70 mV per decade are achievable<sup>20</sup>,



**Figure 3 | Benchmark and comparison of Ge/Si FETs.** **a**, Intrinsic delay  $\tau$  versus channel length for seven different Ge/Si nanowire devices with  $\text{HfO}_2$  dielectric (open circle) and  $\text{ZrO}_2$  dielectric (open square). Data for devices A and B are included. The  $I_{on}$  values were measured at  $V_{g(on)} = V_T - 0.7V_{dd}$  as discussed in the text. The dashed line is a fit to the data points while solid line is the Si  $p$ -MOSFET results from ref. 4. **b**, Intrinsic delay versus on/off ratio for the two devices in Fig. 2. Arrows indicate the values of intrinsic delay used in **a**.

although we note that the on/off ratio of  $10^2$  may already meet a lower practical limit for certain high-performance applications<sup>23</sup>.

The above Ge/Si NWFETs are depletion-mode devices with threshold voltages  $V_T > 0$ , and require  $V_g > V_T$  to be turned off. However, enhancement-mode FETs with  $V_T < 0$ , which are off for  $V_g = 0$ , are technologically more desirable because they consume less static power. In addition and as discussed above, obtaining the optimal device operation depends critically on the full control of the threshold voltage. We have exploited the top gated structure (Fig. 1c) to tune  $V_T$  through variations in the gate metal work function. Comparison of  $I_d - V_g$  data recorded using Au and Al metal gates (Fig. 4a) clearly shows a change from depletion mode,  $V_T = +0.65$  V, to enhancement mode  $V_T = -0.65$  V, while other key device parameters remain the same. Measurements made on 68 NWFETs yield average threshold values of  $0.53 \pm 0.17$  and



**Figure 4 | Control of threshold voltage and ambipolar conduction through device design.** **a**,  $I_d - V_g$  curves for two  $L = 300$  nm devices with Au (blue) and Al (red) top gate electrodes ( $V_{ds} = -1$  V). Inset shows histogram of  $V_T$  with the same  $V_g$  axis for a total of 68  $L = 300$  nm devices with Au (blue) and Al (red) top gates. Solid lines correspond to gaussian fits to the two distributions. **b**, Schematic and SEM image of the asymmetrical gate structure designed to suppress ambipolar conduction. Scale bar, 300 nm. **c**,  $I_d - V_g$  of partially gated device with ambipolar conduction; bias was applied to contact 1 ( $V_{ds} = V_{12}$ ). Inset, schematic of band bending in the NWFET at finite bias. Arrow denotes electron injection at the drain contact. **d**,  $I_d - V_g$  for  $V_{ds} = V_{21}$ . Inset, schematic of band bending with electron injection denoted by arrow. The red, blue and green curves in **c** and **d** correspond to  $V_{ds}$  values of  $-1$ ,  $-0.8$  and  $-0.6$  V, respectively. **e**, Linear scale  $I_d - V_g$  ( $V_{ds} = -1$  V) for the devices in **c** and **d**. The two devices have the same peak  $g_m = 35 \mu\text{S}$  and  $I_{d(max)} = 73 \mu\text{A}$ .



$-0.72 \pm 0.25$  V for Au and Al top gates, respectively, and thus demonstrate the reproducibility of this effect in our high-performance Ge/Si NWFETs. The  $V_T$  shift of 1.25 V corresponds approximately to the work function difference between Au ( $\Phi_{\text{Au}} = 5.31$ – $5.47$  eV) and Al ( $\Phi_{\text{Al}} = 4.28$  eV) with small deviations attributable to metal/dielectric interface states<sup>24</sup>. More generally, these results indicate that it will be possible to tune  $V_T$  for specific applications simply through a choice of top gate metal with specific work function in fabrication.

The Ge/Si NWFETs also exhibit an increase in  $I_d$  when  $V_g$  is increased to larger positive values (for example, Fig. 2) owing to conduction by electron carriers (versus holes). Similar ambipolar conduction has been observed in high-performance CNTFETs with metal contacts<sup>4,25,26</sup>, and is deleterious for applications since it reduces the window of operation and increases the minimum off-state current. To address this issue we characterized devices with asymmetrical partial gates (Fig. 4b). Data recorded from a NWFET with bias voltage applied to contact 1 (proximal to the gate) and holding contact 2 at ground (Fig. 4c),  $V_{\text{ds}} = V_{12}$ , show ambipolar conduction like the fully gated device in Fig. 2. Significantly, switching the source and drain electrodes ( $V_{\text{ds}} = V_{21}$ ) dramatically suppresses the ambipolar current from 300 to 0.8 nA at  $V_{\text{ds}} = -1$  V (Fig. 4d). These results can be explained by the corresponding band diagrams (insets, Fig. 4c, d). In the first case, electron injection at the drain increases with increasing  $V_g$  and ultimately dominates the current, while in the second, the ungated region near contact 2 acts as a thick barrier to electron transport and suppresses electron current even at large downward bending of the conduction band.

Importantly, the reduction in ambipolar current using this device structure does not limit other key NWFET characteristics. The on state conductance and transconductance (Fig. 4e) show no degradation compared to fully gated devices with similar dimensions (for example, Fig. 4a), and  $S$  (Fig. 4d) shows little  $V_{\text{ds}}$  dependence, indicating excellent gate control<sup>11</sup>. These observations contrast with experiments on CNTFETs with similar gate structures<sup>27</sup>, which may have been limited by the presence of Schottky barriers at the CNT contacts. Such limitations do not exist for Ge/Si NWFETs, which do not have contact barriers<sup>7</sup>, and thus the asymmetrical gate structure can yield unipolar NWFETs without sacrificing performance.

In summary, we have demonstrated top-gated Ge/Si NWFET heterostructures with high- $\kappa$  dielectrics that exhibit scaled transconductance and on-current values of  $3.3 \text{ mS } \mu\text{m}^{-1}$  and  $2.1 \text{ mA } \mu\text{m}^{-1}$ , respectively, are three to four times greater than those for state-of-the-art MOSFETs. In addition, the Ge/Si NWFET hole mobility,  $730 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , is more than a factor of ten greater than the Si  $p$ -MOSFET with  $\text{HfO}_2$  gate dielectric<sup>18</sup> and more than twice that of Ge and strained SiGe heterostructure PMOS devices<sup>19,20</sup>. These values, together with the demonstrated control over threshold voltage and ambipolar behaviour, suggest substantial promise of Ge/Si NWFETs, although further performance improvements at the single device level should also be possible through optimization of gate coupling and size scaling<sup>28</sup>. Looking to the future, the ability to prepare high-performance Ge/Si NWFETs in close to 100% yield, which represents a distinct advantage over similar performance CNTs, and assemble nanowires *en masse* in addressable arrays<sup>9</sup> could open up advances and applications in several areas, including high-frequency electronics on plastic and glass substrates<sup>10</sup>, higher-sensitivity nanosensors<sup>29</sup>, and possibly extending the roadmap for high-performance logic.

## METHODS

**Fabrication and measurement of Ge/Si NWFET devices.** The growth of epitaxial core/shell Ge/Si nanowires and fabrication of Ni-contacted NWFETs are described elsewhere<sup>7</sup>. Nanowires have an average core diameter of 14.6 nm and Si shell thickness of 1.7 nm, and normally exhibit  $\langle 110 \rangle$  growth direction. A thin high- $\kappa$  dielectric film was deposited on the devices using the atomic layer

deposition (ALD) process. 30 cycles for  $\text{HfO}_2$  deposition and 50 cycles for  $\text{ZrO}_2$  were used at  $110^\circ\text{C}$  with each cycle consisting of 1 s water vapour pulse, 5 s  $\text{N}_2$  purge, 3 s precursor, and 5 s  $\text{N}_2$  purge. Tetrakis(dimethylamino) hafnium [ $\text{Hf}(\text{N}(\text{CH}_3)_2)_4$ ], and tetrakis(dimethylamino) zirconium were used as precursors. Electron beam lithography was used to define the top gate, followed by thermal evaporation of either Cr/Au (5 nm/50 nm) or Al (50 nm). The devices were measured at room temperature in vacuum ( $P < 10^{-4}$  torr) with a probe station (TTP-4, Desert Cryogenics).

**Cross-sectional TEM sample preparation.** Dry-transfer from the growth substrate was used to deposit aligned nanowire arrays with inter-nanowire spacings of several micrometres on a Si/SiO<sub>2</sub> wafer. The wafer was then coated with a thin film of  $\text{ZrO}_2$  high- $\kappa$  dielectric and Au metal as described above. Cross-sectional TEM samples were prepared by cutting the wafer into thin slices, followed by mechanical polishing and further thinning by ion milling. TEM images were taken by a JEOL 2010F high-resolution microscope.

**Calculation of mobility and intrinsic delay  $CV/I$ .** The gate capacitance,  $C$ , was calculated using numerical simulations on nanowire devices with a Ge core diameter of 14.6 nm and a Si shell thickness of 1.7 nm; these parameters were determined for devices using cross-sectional TEM measurements. The thickness for  $\text{HfO}_2$  ( $\kappa = 23$ ) and  $\text{ZrO}_2$  ( $\kappa = 20$ ) are 4 and 7 nm, respectively. Assuming the top gate conformally covers the top half of the nanowire as indicated by the cross-sectional TEM image, we obtained the gate capacitances per unit length of  $C_L = 800 \text{ aF } \mu\text{m}^{-1}$  ( $\text{HfO}_2$ ) and  $580 \text{ aF } \mu\text{m}^{-1}$  ( $\text{ZrO}_2$ ) from two-dimensional electrostatic simulations (Quickfield, Tera Analysis, Denmark). When scaled using the total diameter of the nanowire, we obtained gate capacitances per unit area of 44 and 32  $\text{fF } \mu\text{m}^{-2}$  for the  $\text{HfO}_2$  and  $\text{ZrO}_2$  dielectrics used, respectively. We note that the calculation tends to overestimate the gate coupling capacitance because it does not include the effect of quantum capacitance from the finite density of states in the 1D Ge channel<sup>30</sup>, and does not consider the formation of interfacial silicon oxide layer that tends to reduce the  $\kappa$  value. Mobility is calculated from low-bias  $g_m$  based on the charge control model:  $\mu = \frac{g_m}{V_{\text{ds}}} \cdot \frac{L}{C}$ , where  $L$  is device gate length. Supplementary Fig. S1 shows a linear relationship between the inverse transconductance and the channel length for three different devices, consistent with this model. For the intrinsic delay  $CV/I_{\text{on}}$ ,  $V = V_{\text{dd}} = 1$  V is the power supply voltage for both the  $V_g$  swing and saturation bias.

Received 11 October 2005; accepted 10 April 2006.

- McEuen, P. L., Fuhrer, M. S. & Park, H. K. Single-walled carbon nanotube electronics. *IEEE Trans. Nanotechnol.* **1**, 78–85 (2002).
- Avouris, P. Molecular electronics with carbon nanotubes. *Acc. Chem. Res.* **35**, 1026–1034 (2002).
- Lieber, C. M. Nanoscale science and technology: Building a big future from small things. *MRS Bull.* **28**, 486–491 (2003).
- Chau, R. et al. Benchmarking nanotechnology for high-performance and low-power logic transistor applications. *IEEE Trans. Nanotechnol.* **4**, 153–158 (2005).
- McEuen, P. L., Bockrath, M., Cobden, D. H., Yoon, Y. G. & Louie, S. G. Disorder, pseudospins, and backscattering in carbon nanotubes. *Phys. Rev. Lett.* **83**, 5098–5101 (1999).
- Javey, A. et al. High-field quasiballistic transport in short carbon nanotubes. *Phys. Rev. Lett.* **92**, 106804 (2004).
- Lu, W., Xiang, J., Timko, B. P., Wu, Y. & Lieber, C. M. One-dimensional hole gas in germanium/silicon nanowire heterostructures. *Proc. Natl. Acad. Sci. USA* **102**, 10046–10051 (2005).
- Javey, A., Guo, J., Wang, Q., Lundstrom, M. & Dai, H. J. Ballistic carbon nanotube field-effect transistors. *Nature* **424**, 654–657 (2003).
- Jin, S. et al. Scalable interconnection and integration of nanowire devices without registration. *Nano Lett.* **4**, 915–919 (2004).
- Friedman, R. S., McAlpine, M. C., Ricketts, D. S., Ham, D. & Lieber, C. M. High-speed integrated nanowire circuits. *Nature* **434**, 1085 (2005).
- Taur, Y. & Ning, T. H. *Fundamentals of Modern VLSI Devices* (Cambridge Univ. Press, Cambridge, UK, 1998).
- Cui, Y., Zhong, Z. H., Wang, D. L., Wang, W. U. & Lieber, C. M. High performance silicon nanowire field effect transistors. *Nano Lett.* **3**, 149–152 (2003).
- Greytak, A. B., Lauhon, L. J., Gudiksen, M. S. & Lieber, C. M. Growth and transport properties of complementary germanium nanowire field-effect transistors. *Appl. Phys. Lett.* **84**, 4176–4178 (2004).
- Wang, D. W. et al. Germanium nanowire field-effect transistors with SiO<sub>2</sub> and high- $\kappa$   $\text{HfO}_2$  gate dielectrics. *Appl. Phys. Lett.* **83**, 2432–2434 (2003).
- Zheng, G. F., Lu, W., Jin, S. & Lieber, C. M. Synthesis and fabrication of high-performance n-type silicon nanowire transistors. *Adv. Mater.* **16**, 1890–1893 (2004).
- Javey, A. et al. High- $\kappa$  dielectrics for advanced carbon-nanotube transistors and logic gates. *Nature Mater.* **1**, 241–246 (2002).
- Guo, J., Javey, A., Dai, H. J. & Lundstrom, M. Performance analysis and design optimization of near ballistic carbon nanotube field-effect transistors. *IEDM Tech. Dig.*, 703–706 (2004).

18. Chau, R. *et al.* High- $\kappa$ /metal-gate stack and its MOSFET characteristics. *IEEE Elec. Dev. Lett.* **25**, 408–410 (2004).
19. Ritenour, A. *et al.* Epitaxial strained germanium p-MOSFETs with HfO<sub>2</sub> gate dielectric and TaN gate electrode. *IEDM Tech. Dig.*, 433–436 (2003).
20. Åberg, I., Ní Chléirigh, C., Olubuyide, O. O., Duan, X. & Hoyt, J. L. High electron and hole mobility enhancements in thin-body strained Si/strained SiGe/strained Si heterostructures on insulator. *IEDM Tech. Dig.*, 173–176 (2004).
21. Wallace, R. M. & Wilk, G. High- $\kappa$  gate dielectric materials. *MRS Bull.* **27**, 192–197 (2002).
22. Wang, J., Polizzi, E., Ghosh, A., Datta, S. & Lundstrom, M. A theoretical investigation of surface roughness scattering in silicon nanowire transistors. *Appl. Phys. Lett.* **87**, 043101 (2005).
23. Wang, J. & Lundstrom, M. Does source-to-drain tunneling limit the ultimate scaling of MOSFETs? *IEDM Tech. Dig.*, 707–710 (2002).
24. Yeo, Y. C., King, T. J. & Hu, C. M. Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology. *J. Appl. Phys.* **92**, 7266–7271 (2002).
25. Martel, R. *et al.* Ambipolar electrical transport in semiconducting single-wall carbon nanotubes. *Phys. Rev. Lett.* **87**, 256805 (2001).
26. Javey, A. *et al.* Carbon nanotube field-effect transistors with integrated ohmic contacts and high- $\kappa$  gate dielectrics. *Nano Lett.* **4**, 447–450 (2004).
27. Lin, Y. M., Appenzeller, J. & Avouris, P. Ambipolar-to-unipolar conversion of carbon nanotube transistors by gate structure engineering. *Nano Lett.* **4**, 947–950 (2004).
28. Guo, J., Wang, J., Polizzi, E., Datta, S. & Lundstrom, M. Electrostatics of nanowire transistors. *IEEE Trans. Nanotechnol.* **2**, 329–334 (2003).
29. Patolsky, F. & Lieber, C. M. Nanowire nanosensors. *Mater. Today* **8**, 20–28 (2005).
30. Guo, J., Lundstrom, M. & Datta, S. Performance projections for ballistic carbon nanotube field-effect transistors. *Appl. Phys. Lett.* **80**, 3192–3194 (2002).

**Supplementary Information** is linked to the online version of the paper at [www.nature.com/nature](http://www.nature.com/nature).

**Acknowledgements** We thank C. Y. Wen for help with cross-sectional TEM study and M. Radosavljevic for discussions. C.M.L. acknowledges support of this work by the Defense Advanced Projects Research Agency and Intel.

**Author Contributions** J.X., W.L., Y.H., Y.W. and H.Y. performed the experiments. J.X. and W.L. performed data analyses. J.X., W.L. and C.M.L. designed the experiments, discussed the interpretation of results and co-wrote the paper.

**Author Information** Reprints and permissions information is available at [npg.nature.com/reprintsandpermissions](http://npg.nature.com/reprintsandpermissions). The authors declare no competing financial interests. Correspondence and requests for materials should be addressed to C.M.L. ([cml@cmliris.harvard.edu](mailto:cml@cmliris.harvard.edu)).